Abstract-This paper presents a noise-reconfigurable resistive feedback amplifier with current-reuse technique for fetal ECG monitoring. The proposed amplifier allows for both tuning of the noise level and changing the power consumption according to the signal properties, minimizing the total power consumption while satisfying all application requirements. The amplifier together with its amplitude detector and dynamical biasing circuit is implemented in a standard 0.18-μm CMOS process. Measurements demonstrate that the proposed current-reuse resistive feedback topology improves the power efficiency of the conventional resistive feedback amplifier, achieving at the same time a good noise efficiency factor (NEF = 2.8) and an input impedance of 20 M . The amplitude detector and the dynamical biasing circuit, which tunes the current in the amplifier according to the signal amplitude, save up to 40% of the total power consumption. The amplifier achieves a measured noise level of 0.34 μV rms in a 0.6-175-Hz band, consuming 6.3-μW power.
I. INTRODUCTION
H IGH-RISK pregnancies are becoming more prevalent because of the progressively higher age of pregnant women. Regular monitoring of fetal electrocardiogram (fECG) can reduce complications and mortality, but it would generate high costs with hospital-based systems. Currently available home-based fetal monitoring systems include a radio, an ADC and frontend amplifiers to be connected with cables to wet electrodes [1] . These systems consume a considerable amount of power, so that a bulky battery is required, making them unfit to ambulatory monitoring. Future fetal monitoring systems should therefore be low cost, highly integrated and low power, to enable miniature batteries and make possible continuous portable monitoring [2] . Manuscript The front-end amplifiers and the radio are typically the most power-hungry parts in the signal acquisition chain of fetal monitoring systems. As a first step towards the implementation of an ultra-low power fetal monitoring system, a novel, power-efficient frontend amplifier is investigated in this paper.
The amplitude of the fECG strongly depends on gestational age, inter-electrode distance, and measurement orientation, while the required signal-to-noise ratio (SNR) for meaningful analysis of the fECG (e.g. determination of the fetal hart rate) is fixed [3] . Therefore a noise-reconfigurable frontend amplifier covering the required range of input-referred-noise levels with good noise efficiency factor (NEF) would offer better energy efficiency in the actual use than a point solution specified for worst-case SNR [4] . On top of battery size, another important factor to improve user comfort would be the possibility to avoid wet electrodes. This can be made possible by a frontend amplifier featuring high input impedance Z in .
Resistive feedback amplifiers offer high Z in and high CMRR, but suffer from relatively high NEF, mainly because the feedback resistors contribute to the total noise [5] . In this paper, a noise-reconfigurable current-reuse resistive feedback amplifier that achieves high power efficiency together with high input impedance is proposed and optimized in a standard 0.18μm CMOS technology. Several circuit techniques are employed to enhance power efficiency: current-reuse is applied to the amplifier core, a capacitive feedback is used to eliminate DC electrode offsets, and the bias current is made adaptive to the maximum signal amplitude to spare power in user scenarios characterized by small motion artifacts. Measurements show that the noise level of the frontend amplifier can be scaled from 30nV/ √ Hz to 200nV/ √ Hz while consuming 6.3μW to 0.9μW, thus achieving an NEF from 2.8 to 6.6. This level of power efficiency is achieved while providing an input impedance (Z in ) of about 20M .
The paper is organized as the follows. In Section II the fECG signal is analyzed and the specifications for a fECG frontend amplifier are derived. In Section III the current-reuse resistive feedback topology is described and compared with the conventional resistive feedback topology. In section IV, Fig. 1 . SNR of the fECG in six bipolar directions as shown by the diagram on the right for a 20 minute segment [4] . the power consumption of the proposed amplifier is optimized employing two techniques: a capacitive DC servo-loop and a dynamic biasing circuit that allows signal dependent power consumption. In section V, the circuit implementation including noise scalability is discussed. Measurement results are presented in section VI, and conclusions are drawn in section VII.
II. FETAL ECG SIGNAL AND MONITORING SYSTEM

A. fECG Signal and Interference Sources
Various physiological signals play important roles in fetal health monitoring. The most important one is the fECG, which can be used to determine the fetal heart rate (fHR) and also allows for analysis of the fECG morphology. There are several interference sources in ambulatory abdominal measurements of fECG: the maternal ECG (mECG), the electrohysterogram (EHG) signal that originates from uterine muscle activity, and the motional artifacts (MAs). To enable reliable fECG detection, the influence of these interference sources can be reduced to a large extent with suitable algorithms implemented in a digital signal processor (DSP).
The fetal QRS-complex has detectable amplitude between 3μV and 20μV when measured on the abdomen. This amplitude strongly depends on gestational age, inter-electrode distance, and measurement orientation [3] . Fig.1 shows an example of the influence of the measurement direction on the SNR of an abdominal fECG. In this picture the position of the bipolar electrodes used for fECG measurement on the mother's abdomen is shown on the right by the dark markers, while the corresponding signals are shown in the panel on the left. The SNR for the six electrode pairs defined on the right side of the figure can differ significantly and change over a short time due to the movement of fetus. Therefore, a dynamic selection of the electrode pair with the best SNR during the measurement is essential to obtain reliable fECG detection.
To determine the SNR required for reliable R-peak detection in the fECG signal, we added increasing amounts of white noise to measured fECG signals showing negligible motion artifacts. In this way we could find out the detection error rate (DER) at various SNRs when using the R-peak detection algorithm described in [6] . According to the discussion in [4] , for a DER lower than 5%, a minimum SNR of 9dB is required. Based on this specification, the changing fECG signal amplitude detected in our experiments allows for a dynamic adaption of the input-referred-noise level of the measurement system, which mainly depends on the frontend amplifier, while keeping the SNR constant.
Motional artifacts are the largest among all interferers, and their amplitude must be considered to set the gain of the frontend system. Therefore a study is carried out to quantify the amplitude of motion artifacts. Using the bipolar electrode layout shown in Fig. 1 , a set of three recordings was made on a person performing tasks like walking, bending, and sitting-up. The maximum amplitude of the electrode motional artifacts was found to be 1mV. In prolonged ambulatory measurements, where the electrode could become less tightly connected to the skin, the amplitude of motional artifact can be as large as 10mV. This large value can be used as an indication of bad electrode connection.
B. Monitoring System and Specification
A typical frontend for biomedical acquisition systems includes a frontend amplifier (IA) that defines the noise level of the system, and a second stage amplifier to further increase the gain. Usually the second stage amplifier applies capacitive feedback to define the gain with minimum additional noise.
Based on the discussion about the required SNR, the upper and lower bounds of the noise specification of the frontend system can be derived by the observed fetal QRS amplitude and the minimal SNR for reliable fetal R-peak detection. For a detectable fECG amplitude of 3 to 20 μV, the total in band integrated noise should range from 0.375μV rms to 2.5μV rms , in case an SNR of 9dB is required. After taking an additional 20% margin for the lowest possible noise level, the input-referred voltage noise density of the frontend can be specified between 30nV/ √ Hz and 250nV/ √ Hz in the signal band of 0.5 to 200Hz.
According to the discussion on the amplitude of motional artifacts, and considering a typical supply voltage of 1.2V for our target IC technology, the gain of the frontend system can be defined as 300 or 30 for long-term use and shortterm ambulatory use, respectively. These figures are calculated assuming that a maximum output swing of 0.3V will be needed to guarantee sufficient linearity. We shall suppose that the frontend amplifier must provide a fixed gain of 30 and the second stage amplifier can provide a gain of 10 when needed. The amplitude of the MA also has an impact on the power consumption of the proposed frontend amplifier. Indeed, it sets the optimization conditions for the amplifier, as will be discussed in section IV. Additionally, to enable the possibility of using dry electrodes for high user comfort, the input impedance of the IA should be high (>10M ) and the CMRR larger than 60dB.
III. CURRENT-REUSE RESISTIVE FEEDBACK TOPOLOGY
A. Resistive Feedback vs. Capacitive Feedback
There are three commonly used topologies for chopper stabilized biomedical frontend amplifiers, as shown in Fig. 2(a) -(c). Topology (a) and (b) use capacitors in the feedback network (C 1 and C 2 ) since capacitors do not add noise to the circuit. In (a), the chopper is at the input of the frontend amplifier. The relation between the equivalent inputreferred noise power density of the frontend amplifier and that of the core amplifier (AMP) can be expressed with Eq. (1), where C amp is the input parasitic capacitance of the core amplifier [7] :
amp.noise (1) In order to reduce the NEF of the AMP, the W/L ratio of the input transistors should be designed large enough to take advantage of the high g m /I D ratio in subthreshold region. On the other hand, L should be designed large enough to keep the corner frequency of the 1/ f noise lower than the allowed chopping frequency ( f c ), resulting in large C amp . To keep noise and NEF low, C 1 (which sees a signal in the chopping band) should also be designed large, making Z in low. In other words, there is a tradeoff between NEF and Z in : this topology can achieve good NEF and high CMRR, but at the expense of low Z in . Topology (b) has its choppers around the AMP. This topology can achieve higher Z in than (a) since C 1 now works in the signal band. However this topology suffers from a limited CMRR, which depends on the matching of the capacitors C 1 .
A positive feedback technique [9] as shown in Fig. 2 (c) is often used to boost the input impedance of topology (a). With the capacitor C 3 , some current from the amplifier output is supplied to the inputs, to provide part of the current needed by the capacitors C 1 and thus increase the effective input impedance. Assuming an input signal of V 1 , the current needed for the capacitors C 1 equals to sC 1 V 1 . The current provided via C 3 to the input of C 1 equals to sC 3 V 1 · (C 1 /C 2 − 1). Thus the effective current needed from the amplifier input is sC 1 
. The relation between the boosted (Z inb ) and the original impedance (Z in = 1/sC 1 ) can be found in Eq. (2), where A= C 1 /C 2 is the closed loop gain of the amplifier and k = C 3 /C 2 . For example, if k is chosen to be 1 then Z inb = Z in · A. Assuming C 1 = 30pF, C 2 = 1pF to define a gain of 30, the original input impedance is then 1.3M at 4kHz chopping frequency and the boosted impedance is 39M .
Considering the stability, the feedback loop is shown by the arrow line, including the positive feedback loop (C 3 ) boosting the input impedance and the negative feedback loop (C 1 , C 2 ) defining the gain of the amplifier. Assuming this loop is cut at the output of the amplifier as shown in Fig 3 (c) , the open loop transfer function L can be obtained in Eq. (3) when AMP is considered to be an ideal amplifier. Then, the absolute value of L should be less than 1 (at −180 degree phase shift, stability criterion) and k (equals to C 3 /C 2 ) in this equation should be less than A/( A − 1) in order to have enough gain margin as shown in Eq. (4).
If Z inb needs to be above 100M , a k of 1.02 is needed, which leads to an absolute open loop gain |L| of 0.99 (compared with 0.97 when k = 1). In this setting, the value of k and |L| further approaches the stability limit k = 1.03, |L| = 1 that is calculated by Eq. (4) inserting A = 30. Therefore with this technique, increasing input impedance can be achieved by increasing k at an increasing risk of instability since the parasitic of the AMP could add to C 3 . Topology (d) [4] applies a feedback with resistive components. In this circuit I 1 = I 2 , I 3 = I 4 and I 5 = I 6 . The input voltage creates a signal current through R in , which is copied to R o and defines the output voltage. To obtain the high-pass corner frequency, a current-based DC servo loop is applied to null the DC current in presence of differential electrode offset (V DEO ) by tuning I 7, 8 . Since now Z in is determined by C amp , the value of C 1 can be made large to reduce the ratio C amp /C 1 without compromising Z in . This topology achieves high Z in without need for positive feedback. It has high CMRR, as the capacitors C 1 are in the chopped domain, but also has relatively high NEF, mainly because of the additional noise contributed by the feedback resistors. In the following subsection, a novel resistive feedback topology is proposed to lower the NEF.
B. Current-Reuse Resistive Feedback Topology
The resistive feedback amplifier offers high Z in and CMRR, as discussed. The current-reuse technique has been used to take advantage of the doubled g m of complementary input devices driven together, and has been widely adopted in capacitive feedback amplifiers, as discussed in [9] - [11] . This currentreuse approach can also be applied to a resistive-feedback frontend amplifier, as shown in Fig. 3 . For simplicity, only the topology of amplifier core is shown here. The AC gain, the current consumption and the input noise of this topology will be analyzed.
-Analysis of the AC gain The amplifier is built up of an input stage (Fig. 3 , left side) and an output stage (the right side). In both stages, complementary input devices are driven together. The devices M 1 and M 2 of the first stage copy the differential input V in = V inp − V inn on the resistor R in (top one), creating a signal current V in /R in , which is shown with the dashed line. This signal current is absorbed by the differential pair M 7 -M 8 , creating an unbalance V in /g m78 R in at its input (where g m78 is the transconductance of M 7 − M 8 ). This unbalance contributes to the output voltage V op1 − V on1 . In the second stage (right side of Fig. 3 
Summarizing this analysis, both of the two signal paths in parallel contribute to the output voltage, resulting in:
In Eq. (5), g m__in is equal to g m78 or g m56 in the input stage and g m o equals to g m1112 or g m910 in the output stage. Considering the topology in Fig.2 (d) , two current sources I 5 and I 6 are used to provide the output current, both of which have a minimum value of V oM /R o (V oM is the maximum output amplitude). In this topology V oM /R o equals to V inM /R in , where V inM is the maximum input amplitude. Similarly, in the input stage of Fig.3 , the two current sources I 5 and I 7 are needed to create the small signal current in the top R in and in the bottom R in , respectively. The minimum value of these two current sources is thus 2 · V inM /R in , because a differential pair can only generate a differential current on one input resistor with a maximum value of half of the tail current. For this reason, the current consumption in this part of the input stage (comprising two R in , M [5] [6] [7] [8] and I 5, 7 ) is doubled because two differential pairs are deployed for the two input resistors.
It should be noticed that the bias currents in the output stage can be scaled down as I 6 
. The sizes of the pairs in the output stage must then be scaled accordingly as 7, 8 and the value of R o has to be scaled up to R o /k S . The value of k S can be as low as 0.1, which allows saving current while keeping the gain unchanged as shown in Eq. (6) .
-Analysis of the current consumption After applying this scaling, the total current consumption of the proposed current reuse resistive feedback amplifier is given by Eq. (7). In this equation two components appear: the first component 2nV T g M1 is the current through the input transistors, assuming weak inversion; the second component 4 · V inM /R in is the sum of the currents I 5 and I 7 , each equal to 2 · V inM /R in . Due to the k S scaling the currents in the output stage are negligible. 1∼4 and R in . Because there are two small signal currents in parallel that are combined at the output nodes of the input stage, the input-referred noise power density is half of the one found in [4] . The noise contribution of the output stage can be omitted because the gain of the input stage is designed to be around 20dB, thus:
It is worth noting that there is a trade-off between current consumption and input noise with respect to the selection of R in and g M1 . By increasing the value of R in , the second current consumption component in Eq. (7) can be reduced. However, since R in contributes to the input noise, the first current consumption component should be increased to improve g M1 and thus reduce the noise contribution from the input devices, keeping the total noise constant.
C. Comparison to the Conventional Topology
The current consumption and input-referred voltage noise of the proposed amplifier (Fig. 3) and of a conventional resistive feedback amplifier (Fig 2 (d) ) are compared in Table (1) . In this table, I 0 is the current through the input device and I R is the maximum small signal current through the input resistor(s):
As can be seen from the table, the proposed currentreuse current-scaling topology consumes a similar current to the conventional current-feedback topology (provided that the I R contribution is not dominant). However, it provides approximately half input-referred noise power because of the double effective g m and halved effective value of the input resistor.
IV. POWER OPTIMIZATION OF THE CURRENT REUSE RESISTIVE FEEDBACK AMPLIFIER
Based on the total current consumption in Eq. (7), and the input-referred-noise power density v 2 in.noise in Eq. (8), for a given noise level, R in can be optimized for minimum current.
Indeed, under the constraint of the specified v 2 in.noise , I tot in Eq. (7) can be minimized as a function of R in . The obtained optimal values of R in and I tot are given by Eq. (9) and (10), respectively.
in.noise
The input voltage V inM includes both the AC component V s , which has a maximum amplitude of 10mV and is dominated by motion artifact in ambulatory monitoring scenario, and the DC electrode offset V D E O with a maximal value of 50mV.
As can be observed in Eq. (9) (10), after applying the current-reuse technique and the optimization of the input resistor, a smaller input signal amplitude V in can still provide a smaller R in.opt value, which would lead to less additional input noise and a lower total current consumption I tot.opt .
Thus, in order to minimize the amplitude of V inM at the gate of the input transistors and achieve a lower total current consumption, a capacitive DC-servo loop is used in our final implementation to cancel the V D E O . Furthermore, the value of the input-resistor related current (the second component in Eq. (6)) can be made adaptive to the signal amplitude, which (after V D E O cancellation) would be dominated by motion artifacts. A peak detector and dynamic biasing circuit can enable tuning of the input-amplitude related current I R for motion artifacts in the range between 1mV and 10mV.
A. Capacitive DC Servo Loop
A capacitive DC servo loop, as shown on the bottom panel of Fig. 4 , is used to cancel the electrode offset V D E O at the gate of M 1,2 . The DC servo loop consumes negligible additional current (0.15μA), and this current is independent of the signal amplitude. This approach makes possible to avoid the controlled current sources I 7 and I 8 in Fig. 2 (d) , saving biasing current.
In steady-state the charge induced by V D E O on the gate of M 1,2 should be delivered by the feedback C 2 , thus V int . · C 2 = V D E O · C 1 where V int . is the output swing of the integrator. The V int should be maximized to reduce the size of C 2 while still ensuring compensation of the 50mV V D E O . A small C 2 minimizes the increment of the equivalent input noise due to capacitive loading of the input node. For a supply voltage of 1.2V, the ratio C 2 /C 1 can be kept less than 1/20. It should also be noticed that C 2 reduces the input impedance, since it is in parallel with the parasitic capacitance at the input.
B. Signal Dependent Biasing
Dynamical/adaptive biasing techniques have been proposed before in literature, one example can be found in [12] . To our knowledge, here it is the first time that the dynamical biasing techniques are applied to the current feedback amplifier. To provide a dynamical biasing current for the input stage according to the input signal amplitude, an amplitude detector is designed. This circuit is implemented as shown in Fig. 5 . It is based on a different slew rate for a rising signal and a falling signal. When there is a rising signal V in , transistor M 4 will be turned on and charge the output capacitor, forcing the output node V peak to follow the input voltage V in . When there is a falling signal, transistor M 9 will be turned off and the charge on the capacitor will be discharged through a large resistor. In this way, the peak value of the amplitude is preserved for a certain period (the time constant RC is 1s, the R is implemented by active device). There are two detectors used, which share the same R and C. The input of each amplitude detector is connected to one of the two outputs of the proposed amplifier.
A dynamic biasing circuit (Fig. 6 ) is used to provide the biasing currents I 5−8 , which are scaled with the signal amplitude detected by the circuit in Fig. 5 . The two input amplifiers in Fig. 6 force the voltage at the two terminals of the resistor to be equal to the output of the peak detector, V peak and the common mode output voltage V cm , respectively. The resistor R 1 converts this maximum differential signal amplitude to a current with a proper value, which is set to 1.1 times the minimal current that is needed in the amplifier to generate the corresponding signal amplitude. Besides, for reliability reasons, the minimum I min sufficient for a 1mV input signal amplitude is supplied by M 2 , M 3 and M 6 . When an amplitude of <1mV is detected, transistors M 4 and M 5 are turned off, keeping I bias = I min . This prevents the biasing circuit to reduce the current to an undesirable low level. The amplitude detector and the dynamical biasing circuit consume 0.3μA and work with a motion artifact range between 1 to 10mV. Table 2 shows a comparison of the simulated current consumption in the resistive feedback current-reuse amplifier with a current-based DC servo-loop topology, with a capacitive servo-loop topology and with the dynamic control of the biasing current at different motion artifact amplitudes. All the topologies are optimized for an input noise level of 32nV/ √ Hz and have a supply voltage of 1.2V. The simulation results show that the current-reuse technique together with the capacitive DC servo loop saves 30% of the current in a conventional resistive feedback amplifier achieving the same input noise. Applying dynamic biasing according to the signal amplitude, the current consumption can be further reduced to 3.7μA for low motion artifacts, achieving an NEF of 2.3.
V. CIRCUIT IMPLEMENTATION
The proposed resistive feedback, current-reuse amplifier is designed and implemented together with a second stage amplifier. The W/L ratios of the input pairs are designed to be 150μm/1.0μm and 300μm/1.0μm for the NMOS pair and PMOS pair respectively. The values of the input capacitor C 1 and the DC servo feedback capacitor C 2 are designed to be 24pF and 1.2pF respectively. There are two gain settings implemented by the second stage amplifier together with off-chip components, providing a total gain of 30dB or 50dB. The core amplifier is implemented by a classic single-ended folded cascode amplifier together with capacitive feedback.
According to the discussion in Section II, applying noise scalability, the energy consumption of the frontend amplifier can be significantly reduced in the specified input noise range. This noise scalability should be realized by tuning the current through the input devices and changing the value of feedback resistors at the same time, since the optimal value of R in is also a function of the noise voltage density v in.noise . The values of R in.opt at different noise levels can be calculated by Eq. (8) and then verified and adjusted with simulations.
In practice, it is cumbersome to change R in continuously while scaling the noise. Thus, in the IC implementation , TABLE II   COMPARISON OF THE CURRENT CONSUMPTION OF RESISTIVE FEEDBACK TOPOLOGIES WITH DIFFERENT SERVO-LOOPS AND BIASING CIRCUITS   TABLE III  DESIGN PARAMETERS IN TWO MODES FOR THE FRONTEND AMPLIFIER WHEN V inM = 10 mV Fig. 7 . Die-photo of the prototype amplifier.
two modes are introduced with two different values of R in , for low and high input noise level. The currents I 3,4 will be tuned to obtain the right noise level within each mode, and the value of R o is chosen according to R in to keep the gain constant. The optimized values of R in and the simulated performance for 10mV maximum motion artifacts are summarized in Table 3 .
The current and power listed in the table include the core amplifier, the CMFB circuitry and the DC servo-loop.
VI. MEASUREMENT AND BENCHMARKING
The proposed current-reuse resistive feedback amplifier is implemented in a standard 0.18μm CMOS process. The frontend amplifier with DC servo-loop, the second stage amplifier, the amplitude detector, the dynamical biasing circuit and the buffers to drive the off-chip load are shown on the diephoto (Fig. 7) . The circuit core of the chip occupies an area of 0.9 mm 2 . The performance of this design is verified by suitable measurements. Fig. 8 shows the measured AC transfer of the amplifier. The small signal gain is 50dB/30dB. The −3dB bandwidth is 0.3∼172Hz, which is determined by the second stage amplifier. The linearity of the amplifier is tested by a 10Hz, 1mV pp sinusoid signal at the high gain setting. Fig. 9 shows the output spectrum. The second and third harmonic components are respectively 53dB and 51dB lower than the fundamental The noise performance of the amplifier for the two noise levels is measured with high gain setting (50dB) for 1mV maximum signal amplitude. The result is shown in Fig. 10 . In the low-noise high-power mode, an output noise floor of 9.8μV √ Hz is measured, corresponding to an input-referred thermal noise floor of 32.7nV/ √ Hz. The total input-referred noise V rms is 0.43μV in a signal band of 175Hz including the remaining 1/f noise component. In the high-noise low-power mode, an output noise floor of 5.9μV/ √ Hz is measured, corresponding to an input-referred noise floor of 196.7nV √ Hz. In this case, a V rms of 2.6μV in the signal band of 175Hz is achieved.
A. Electric Measurements
The amplifier core consumes 6.3μW (NEF = 2.8) and 0.9μW (NEF = 6.6) for the two noise settings at 1mV motion artifact, including the proposed resistive current-reuse frontend amplifier and the second stage amplifier. The reason for the high value of NEF at the high noise setting is that the total current consumption in this case is more dominated by the DC servo loop, the second stage amplifier and the peak detection/dynamical biasing circuit. Therefore, the signal dependent dynamical biasing scheme can be switched off in high noise mode to save power.
B. Benchmarking and Discussion
The proposed current-reuse resistive feedback amplifier together with the peak detector and dynamical biasing circuit is compared to previous related works in Table 4 . The supply voltage of this amplifier is the lowest. The measured THD at 1mV pp input is acceptable considering the reduced supply. The gain and CMRR of this work are in line with other works. The bandwidth and noise level suit well the fetal monitoring application. There are two noise settings of the proposed amplifier: 0.4μVrms, (6.3μW power) and 2.6μVrms, (0.9μW power). The proposed topology achieves better power efficiency (NEF) than the resistive feedback topology in [5] thanks to the current reuse, the optimization of the input resistance for minimum power consumption, and the signal dependent current biasing. Even compared to capacitive feedback amplifiers without current reuse technique [7] , [8] , the NEF of this amplifier is better.
The proposed current reuse resistive feedback amplifier provides an input impedance of about 20M at 50Hz, which is well beyond a chopper-stabilized capacitive feedback amplifier without impedance boosting technique. Compared with other chopper-stabilized resistive feedback amplifier without current reuse [5] , the 20M input impedance provided by proposed amplifier is, however, rather low. There are two reasons for this low input impedance. First in this design, a capacitive DC servo-loop is used, which adds 1.2pF capacitance to the input of the amplifier. Second, in other designs, only the PMOS transistors are driven, and their bulk (N-Well) is connected to the source. In this way, the parasitic capacitance to ground is minimized. In our design, both PMOS and NMOS devices are driven, and the bulk of NMOS has to be connected to ground increasing the total capacitance to ground. In general, the proposed design trades-off input impedance for better power efficiency compared to other resistive-feedback implementations [5] .
For capacitive topologies, the positive feedback technique shown in Fig. 2(c) has been proposed in [8] to boost the input impedance of topology (a) and (b) in Fig. 2 .
There are examples showing a wide range of boosted impedance from 30MOhm [14] to 500MOhm [8] , because the optimum value of C 3 is rather difficult to control at implementation level, as discussed in section III.A. It is worth noting that the positive feedback technique can also be used in the proposed resistive feedback amplifier to boost the input impedance, if the application requirements demand very large input impedance.
VII. CONCLUSION
A noise-reconfigurable current reuse resistive feedback chopper-stabilized amplifier is presented in this paper. The amplifier topology intrinsically provides higher input impedance than capacitive feedback chopper-stabilized amplifiers with external chopper. Several techniques are employed to enhance power efficiency: current-reuse is applied to the amplifier core, a capacitive feedback is used to eliminate DC electrode offsets, the value of the input resistor is optimized for high efficiency and the bias current is made adaptive to the maximum signal amplitude to spare power in user scenarios characterized by small motion artifacts. The amplifier is designed and implemented in a 0.18μm CMOS technology. Measurements show that the noise level of the frontend amplifier can be scaled from 32nV/ √ Hz to 197nV/ √ Hz while consuming 6.3μW to 0.9μW from a 1.2V supply, achieving an NEF from 2.8 to 6.6. This power efficiency is achieved while providing an input impedance (Z in ) of 20M when chopping is on. The proposed topology can provide even higher input impedance, when applying suitable impedance boosting techniques. 
